TRCIDR7

Trace ID Register 7

Configuration

External register TRCIDR7 bits [31:0] are architecturally mapped to AArch64 System register TRCIDR7[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCIDR7 are RES0.

Attributes

TRCIDR7 is a 32-bit register.

Field descriptions

Bits [31:0]:

Accessing TRCIDR7

TRCIDR7 can be accessed through the external debug interface:

Accessible as follows:

• When OSLockStatus() or !IsTraceCorePowered(), accesses to this register generate an error response.
• Otherwise, accesses to this register are RO.

Version 2025.09 — Copyright © 2010-2025 Arm Limited or its affiliates.