Virtual SError Exception Syndrome Register (EL3)
Provides the syndrome value reported to software when the Effective value of SCR_EL3.DSE is 1 on taking a delegated SError exception to EL2 or EL1, or on executing an ESB instruction at EL2 or EL1.
When the delegated SError exception injected using SCR_EL3.DSE is taken to EL2 using AArch64, then the syndrome value is reported in ESR_EL2.
When the delegated SError exception injected using SCR_EL3.DSE is taken to EL1 using AArch64, then the syndrome value is reported in ESR_EL1.
When the delegated SError exception injected using SCR_EL3.DSE is deferred by an ESB instruction, then the syndrome value is written to VDISR_EL3.
This register is present only when FEAT_E3DSE is implemented. Otherwise, direct accesses to VSESR_EL3 are UNDEFINED.
VSESR_EL3 is a 64-bit register.
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RES0 | |||||||||||||||||||||||||||||||
| RES0 | IDS | ISS | |||||||||||||||||||||||||||||
Reserved, RES0.
When a delegated SError exception triggered by SCR_EL3.DSE is taken to EL2 or EL1 using AArch64, ESR_ELx[24] is set to VSESR_EL3.IDS.
When a delegated SError exception triggered by SCR_EL3.DSE is deferred by an ESB instruction, VDISR_EL3[24] is set to VSESR_EL3.IDS.
The reset behavior of this field is:
When a delegated SError exception triggered by SCR_EL3.DSE is taken to EL2 or EL1 using AArch64, ESR_ELx[23:0] is set to VSESR_EL3.ISS.
When a delegated SError exception triggered by SCR_EL3.DSE is deferred by an ESB instruction, VDISR_EL3[23:0] is set to VSESR_EL3.ISS.
The reset behavior of this field is:
Accesses to this register use the following encodings in the System register encoding space:
MRS <Xt>, VSESR_EL3
(op0 = 0b11, op1 = 0b110, CRn = 0b0101, CRm = 0b0010, op2 = 0b011)
if !IsFeatureImplemented(FEAT_E3DSE) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then UNDEFINED; elsif PSTATE.EL == EL2 then UNDEFINED; elsif PSTATE.EL == EL3 then X[t, 64] = VSESR_EL3;
MSR VSESR_EL3, <Xt>
(op0 = 0b11, op1 = 0b110, CRn = 0b0101, CRm = 0b0010, op2 = 0b011)
if !IsFeatureImplemented(FEAT_E3DSE) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then UNDEFINED; elsif PSTATE.EL == EL2 then UNDEFINED; elsif PSTATE.EL == EL3 then VSESR_EL3 = X[t, 64];
Version 2025.09 — Copyright © 2010-2025 Arm Limited or its affiliates.
This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.