Software Read Check Write Instruction Mask (EL1)
Contains the software mask used by RCWS instructions.
This register is present only when FEAT_THE is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to RCWSMASK_EL1 are UNDEFINED.
RCWSMASK_EL1 is a 128-bit register that can also be accessed as a 64-bit value. If it is accessed as a 64-bit register, accesses read and write bits [63:0] and do not modify bits [127:64].
RCWSMASK_EL1 is a:
| 127 | 126 | 125 | 124 | 123 | 122 | 121 | 120 | 119 | 118 | 117 | 116 | 115 | 114 | 113 | 112 | 111 | 110 | 109 | 108 | 107 | 106 | 105 | 104 | 103 | 102 | 101 | 100 | 99 | 98 | 97 | 96 |
| RCWSMASK | |||||||||||||||||||||||||||||||
| 95 | 94 | 93 | 92 | 91 | 90 | 89 | 88 | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | 79 | 78 | 77 | 76 | 75 | 74 | 73 | 72 | 71 | 70 | 69 | 68 | 67 | 66 | 65 | 64 |
| RCWSMASK | |||||||||||||||||||||||||||||||
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RCWSMASK | |||||||||||||||||||||||||||||||
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RCWSMASK | |||||||||||||||||||||||||||||||
Software Mask used to decide which bit-fields are writable to the 128-bit Descriptor by RCWS instructions.
If RCWSMASK_EL1 is indirectly read by 128-bit variants of RCWS instructions:
The Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[n], except as follows:
If n >= 17, and n <= 55, the Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[16].
If n is in {126:125, 120:119, 114, 107:101, 90:56, 1:0}, the Effective value of RCWSMASK[n] is 0.
If n >= 121, n <= 124, and FEAT_S1POE is not implemented, the Effective value of RCWSMASK[n] is 0.
If FEAT_MEC is not implemented, the Effective value of RCWSMASK bit RCWSMASK_EL1[108] is 0.
If RCWSMASK_EL1 is indirectly read by 64-bit variants of RCWS instructions:
The Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[n], except as follows:
If n >= 18, and n <= 49, the Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[17].
If n == 52 and Protection is enabled, the Effective value of RCWSMASK[52] is 0.
RCWSMASK_EL1 register bits {126:125, 120:119, 114, 107:101, 90:64, 49:18, 0} are RES0.
If FEAT_S1POE is not implemented, RCWSMASK_EL1 register bits {124:121} are RES0.
If FEAT_MEC is not implemented, RCWSMASK_EL1[108] is RES0.
The reset behavior of this field is:
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RCWSMASK | |||||||||||||||||||||||||||||||
| RCWSMASK | |||||||||||||||||||||||||||||||
Software Mask used to decide which bit-fields are writable to the 64-bit Descriptor by RCWS Instruction.
The Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[n], except as follows
If n >= 18, and n <= 49, the Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[17].
If n == 52 and Protection is enabled, the Effective value of RCWSMASK[52] is 0.
RCWSMASK_EL1 register bits {49:18, 0} are RES0.
The reset behavior of this field is:
Accesses to this register use the following encodings in the System register encoding space:
MRS <Xt>, RCWSMASK_EL1
(op0 = 0b11, op1 = 0b000, CRn = 0b1101, CRm = 0b0000, op2 = 0b011)
if !(IsFeatureImplemented(FEAT_THE) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif HaveEL(EL3) && !(EffectivelyAtEL0InHost() || EffectivelyAtEL0NotInHost() || PSTATE.EL == EL3) && EL3SDDUndefPriority() && SCR_EL3().RCWMASKEn == '0' then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_FGT2) && ((HaveEL(EL3) && SCR_EL3().FGTEn2 == '0') || HFGRTR2_EL2().nRCWSMASK_EL1 == '0') then AArch64_SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else X{64}(t) = RCWSMASK_EL1()[63:0]; end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else X{64}(t) = RCWSMASK_EL1()[63:0]; end; elsif PSTATE.EL == EL3 then X{64}(t) = RCWSMASK_EL1()[63:0]; end;
MSR RCWSMASK_EL1, <Xt>
(op0 = 0b11, op1 = 0b000, CRn = 0b1101, CRm = 0b0000, op2 = 0b011)
if !(IsFeatureImplemented(FEAT_THE) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif HaveEL(EL3) && !(EffectivelyAtEL0InHost() || EffectivelyAtEL0NotInHost() || PSTATE.EL == EL3) && EL3SDDUndefPriority() && SCR_EL3().RCWMASKEn == '0' then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_FGT2) && ((HaveEL(EL3) && SCR_EL3().FGTEn2 == '0') || HFGWTR2_EL2().nRCWSMASK_EL1 == '0') then AArch64_SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else RCWSMASK_EL1()[63:0] = X{64}(t); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else RCWSMASK_EL1()[63:0] = X{64}(t); end; elsif PSTATE.EL == EL3 then RCWSMASK_EL1()[63:0] = X{64}(t); end;
MRRS <Xt>, <Xt+1>, RCWSMASK_EL1
(op0 = 0b11, op1 = 0b000, CRn = 0b1101, CRm = 0b0000, op2 = 0b011)
if !(IsFeatureImplemented(FEAT_THE) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif HaveEL(EL3) && !(EffectivelyAtEL0InHost() || EffectivelyAtEL0NotInHost() || PSTATE.EL == EL3) && EL3SDDUndefPriority() && SCR_EL3().RCWMASKEn == '0' then Undefined(); elsif HaveEL(EL3) && !(EffectivelyAtEL0InHost() || EffectivelyAtEL0NotInHost() || PSTATE.EL == EL3) && EL3SDDUndefPriority() && SCR_EL3().D128En == '0' then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_FGT2) && ((HaveEL(EL3) && SCR_EL3().FGTEn2 == '0') || HFGRTR2_EL2().nRCWSMASK_EL1 == '0') then AArch64_SystemAccessTrap(EL2, 0x14); elsif EL2Enabled() && (!IsHCRXEL2Enabled() || HCRX_EL2().D128En == '0') then AArch64_SystemAccessTrap(EL2, 0x14); elsif HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; elsif HaveEL(EL3) && SCR_EL3().D128En == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; else X{128}(t, t2) = RCWSMASK_EL1()[127:0]; end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; elsif HaveEL(EL3) && SCR_EL3().D128En == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; else X{128}(t, t2) = RCWSMASK_EL1()[127:0]; end; elsif PSTATE.EL == EL3 then X{128}(t, t2) = RCWSMASK_EL1()[127:0]; end;
MSRR RCWSMASK_EL1, <Xt>, <Xt+1>
(op0 = 0b11, op1 = 0b000, CRn = 0b1101, CRm = 0b0000, op2 = 0b011)
if !(IsFeatureImplemented(FEAT_THE) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif HaveEL(EL3) && !(EffectivelyAtEL0InHost() || EffectivelyAtEL0NotInHost() || PSTATE.EL == EL3) && EL3SDDUndefPriority() && SCR_EL3().RCWMASKEn == '0' then Undefined(); elsif HaveEL(EL3) && !(EffectivelyAtEL0InHost() || EffectivelyAtEL0NotInHost() || PSTATE.EL == EL3) && EL3SDDUndefPriority() && SCR_EL3().D128En == '0' then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_FGT2) && ((HaveEL(EL3) && SCR_EL3().FGTEn2 == '0') || HFGWTR2_EL2().nRCWSMASK_EL1 == '0') then AArch64_SystemAccessTrap(EL2, 0x14); elsif EL2Enabled() && (!IsHCRXEL2Enabled() || HCRX_EL2().D128En == '0') then AArch64_SystemAccessTrap(EL2, 0x14); elsif HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; elsif HaveEL(EL3) && SCR_EL3().D128En == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; else RCWSMASK_EL1()[127:0] = X{128}(t, t2); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && SCR_EL3().RCWMASKEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; elsif HaveEL(EL3) && SCR_EL3().D128En == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x14); end; else RCWSMASK_EL1()[127:0] = X{128}(t, t2); end; elsif PSTATE.EL == EL3 then RCWSMASK_EL1()[127:0] = X{128}(t, t2); end;
Version 2026.06 — Copyright © 2010-2026 Arm Limited or its affiliates.
This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.