Permission Overlay Register 0 (EL0)
Stage 1 Permission Overlay Register for unprivileged access of EL1&0 or EL2&0 translation regime.
This register is present only when FEAT_S1POE is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to POR_EL0 are UNDEFINED.
POR_EL0 is a 64-bit register.
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Perm15 | Perm14 | Perm13 | Perm12 | Perm11 | Perm10 | Perm9 | Perm8 | ||||||||||||||||||||||||
| Perm7 | Perm6 | Perm5 | Perm4 | Perm3 | Perm2 | Perm1 | Perm0 | ||||||||||||||||||||||||
Perm Represents stage 1 Overlay Permissions.
| Perm<m> | Meaning |
|---|---|
| 0b0000 |
No access. |
| 0b0001 |
Read. |
| 0b0010 |
Execute. |
| 0b0011 |
Read, Execute. |
| 0b0100 |
Write. |
| 0b0101 |
Write, Read. |
| 0b0110 |
Write, Execute. |
| 0b0111 |
Read, Write, Execute. |
| 0b1xxx |
Reserved - treated as No access |
If FEAT_D128 is implemented and VMSAv9-128 is in use, then fields Perm[8] to Perm[15] are used for POIndex values 8 to 15.
Otherwise, the fields Perm[8] to Perm[15] are RES0.
This field is not permitted to be cached in a TLB.
When the stage 1 Overlay mechanism is disabled, this field is IGNORED.
The reset behavior of this field is:
Accesses to this register use the following encodings in the System register encoding space:
MRS <Xt>, POR_EL0
(op0 = 0b11, op1 = 0b011, CRn = 0b1010, CRm = 0b0010, op2 = 0b100)
if !(IsFeatureImplemented(FEAT_S1POE) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif HaveEL(EL3) && PSTATE.EL != EL3 && EL3SDDUndefPriority() && SCR_EL3().PIEn == '0' then Undefined(); elsif PSTATE.EL == EL0 then if EffectivelyAtEL0NotInHost() && CPACR_EL1().E0POE == '0' then AArch64_SystemAccessTraptoEL1orEL2(0x18); elsif EL2Enabled() && EffectivelyAtEL0NotInHost() && HCR_EL2().TRVM == '1' then AArch64_SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && EffectivelyAtEL0NotInHost() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') && HFGRTR_EL2().nPOR_EL0 == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif EffectivelyAtEL0InHost() && CPTR_EL2().E0POE == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3().PIEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else X{64}(t) = POR_EL0(); end; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2().TRVM == '1' then AArch64_SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') && HFGRTR_EL2().nPOR_EL0 == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3().PIEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else X{64}(t) = POR_EL0(); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && SCR_EL3().PIEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else X{64}(t) = POR_EL0(); end; elsif PSTATE.EL == EL3 then X{64}(t) = POR_EL0(); end;
MSR POR_EL0, <Xt>
(op0 = 0b11, op1 = 0b011, CRn = 0b1010, CRm = 0b0010, op2 = 0b100)
if !(IsFeatureImplemented(FEAT_S1POE) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif HaveEL(EL3) && PSTATE.EL != EL3 && EL3SDDUndefPriority() && SCR_EL3().PIEn == '0' then Undefined(); elsif PSTATE.EL == EL0 then if EffectivelyAtEL0NotInHost() && CPACR_EL1().E0POE == '0' then AArch64_SystemAccessTraptoEL1orEL2(0x18); elsif EL2Enabled() && EffectivelyAtEL0NotInHost() && HCR_EL2().TVM == '1' then AArch64_SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && EffectivelyAtEL0NotInHost() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') && HFGWTR_EL2().nPOR_EL0 == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif EffectivelyAtEL0InHost() && CPTR_EL2().E0POE == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3().PIEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else POR_EL0() = X{64}(t); end; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2().TVM == '1' then AArch64_SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') && HFGWTR_EL2().nPOR_EL0 == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && SCR_EL3().PIEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else POR_EL0() = X{64}(t); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && SCR_EL3().PIEn == '0' then if EL3SDDUndef() then Undefined(); else AArch64_SystemAccessTrap(EL3, 0x18); end; else POR_EL0() = X{64}(t); end; elsif PSTATE.EL == EL3 then POR_EL0() = X{64}(t); end;
Version 2026.06 — Copyright © 2010-2026 Arm Limited or its affiliates.
This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.