← Home

ICC_APR_EL3

Interrupt Controller Physical Active Priorities Register for EL3

Records active priorities for the EL3 Interrupt Domain.

Configuration

This register is present only when FEAT_GCIE is implemented, EL3 is implemented, and FEAT_AA64 is implemented. Otherwise, direct accesses to ICC_APR_EL3 are UNDEFINED.

Attributes

ICC_APR_EL3 is a 64-bit register.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
RES0
P31P30P29P28P27P26P25P24P23P22P21P20P19P18P17P16P15P14P13P12P11P10P9P8P7P6P5P4P3P2P1P0

Bits [63:32]:

Reserved, RES0.

P<x>, bit [x], for x = 31 to 0:

Provides access to the active priorities.

P<x>Meaning
0b0

Priority not active

0b1

Priority active

Fields in this register are indexed using the 5-bit priority as an unsigned integer, P[Priority].

The reset behavior of this field is:

Access Instructions

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ICC_APR_EL3

(op0 = 0b11, op1 = 0b110, CRn = 0b1100, CRm = 0b1000, op2 = 0b000)

if !(IsFeatureImplemented(FEAT_GCIE) && HaveEL(EL3) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then Undefined(); elsif PSTATE.EL == EL2 then Undefined(); elsif PSTATE.EL == EL3 then X{64}(t) = ICC_APR_EL3(); end;

MSR ICC_APR_EL3, <Xt>

(op0 = 0b11, op1 = 0b110, CRn = 0b1100, CRm = 0b1000, op2 = 0b000)

if !(IsFeatureImplemented(FEAT_GCIE) && HaveEL(EL3) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then Undefined(); elsif PSTATE.EL == EL2 then Undefined(); elsif PSTATE.EL == EL3 then ICC_APR_EL3() = X{64}(t); end;


Version 2026.06 — Copyright © 2010-2026 Arm Limited or its affiliates.

This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.