CNTFRQ_EL0 | Jon's Arm Reference

This register is provided so that software can discover the effective frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.

Configuration

AArch64 System register CNTFRQ_EL0 bits [31:0] are architecturally mapped to AArch32 System register CNTFRQ[31:0].

This register is present only when FEAT_AA64 is implemented. Otherwise, direct accesses to CNTFRQ_EL0 are UNDEFINED.

Attributes

Field descriptions

Bits [63:32]:

ClockFreq, bits [31:0]:

Clock frequency. Indicates the effective frequency of the system counter, in Hz.

The reset behavior of this field is:

On a Warm reset, this field resets to an architecturally UNKNOWN value.

Access Instructions

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CNTFRQ_EL0

(op0 = 0b11, op1 = 0b011, CRn = 0b1110, CRm = 0b0000, op2 = 0b000)

if !IsFeatureImplemented(FEAT_AA64) then Undefined(); elsif EffectivelyAtEL0NotInHost() then if CNTKCTL_EL1().[EL0PCTEN,EL0VCTEN] == '00' then AArch64_SystemAccessTraptoEL1orEL2(0x18); else X{64}(t) = CNTFRQ_EL0(); end; elsif EffectivelyAtEL0InHost() then if CNTHCTL_EL2().[EL0PCTEN,EL0VCTEN] == '00' then AArch64_SystemAccessTrap(EL2, 0x18); else X{64}(t) = CNTFRQ_EL0(); end; elsif PSTATE.EL == EL1 then X{64}(t) = CNTFRQ_EL0(); elsif PSTATE.EL == EL2 then X{64}(t) = CNTFRQ_EL0(); elsif PSTATE.EL == EL3 then X{64}(t) = CNTFRQ_EL0(); end;

MSR CNTFRQ_EL0, <Xt>

(op0 = 0b11, op1 = 0b011, CRn = 0b1110, CRm = 0b0000, op2 = 0b000)

if !IsFeatureImplemented(FEAT_AA64) then Undefined(); elsif IsHighestEL(PSTATE.EL) then CNTFRQ_EL0() = X{64}(t); else Undefined(); end;

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0
ClockFreq