← Home

AT S1E1A

Address Translate Stage 1 EL1 Without Permission checks

Performs a stage 1 address translation, while ignoring the permission checks using the following translation regime:

When FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS} is a reserved value, this instruction is UNDEFINED at EL3.

Configuration

This instruction is present only when FEAT_ATS1A is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to AT S1E1A are UNDEFINED.

Attributes

AT S1E1A is a 64-bit System instruction.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
IA
IA

IA, bits [63:0]:

Input address for translation. The resulting address can be read from the PAR_EL1.

Executing AT S1E1A

Accesses to this instruction use the following encodings in the System instruction encoding space:

AT S1E1A, <Xt>

(op0 = 0b01, op1 = 0b000, CRn = 0b0111, CRm = 0b1001, op2 = 0b010)

if !(IsFeatureImplemented(FEAT_ATS1A) && IsFeatureImplemented(FEAT_AA64)) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.AT == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') && HFGITR_EL2.ATS1E1A == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else AArch64.AT(X[t, 64], TranslationStage_1, EL1, ATAccess_Any); elsif PSTATE.EL == EL2 then AArch64.AT(X[t, 64], TranslationStage_1, EL1, ATAccess_Any); elsif PSTATE.EL == EL3 then AArch64.AT(X[t, 64], TranslationStage_1, EL1, ATAccess_Any);


Version 2025.09 — Copyright © 2010-2025 Arm Limited or its affiliates.

This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.