Data Cache line Clean by VA to PoC
Clean data or unified cache line by virtual address to PoC.
AArch32 System instruction DCCMVAC performs the same function as AArch64 System instruction DC CVAC.
This instruction is present only when FEAT_AA32EL1 is implemented. Otherwise, direct accesses to DCCMVAC are UNDEFINED.
DCCMVAC is a 32-bit System instruction.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VA | |||||||||||||||||||||||||||||||
Virtual address to use. No alignment restrictions apply to this VA.
Execution of this instruction might require an address translation from VA to PA, and that translation might fault. For more information, see 'AArch32 data cache maintenance instructions (DC*)'.
Accesses to this instruction use the following encodings in the System instruction encoding space:
MCR{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>}
(coproc = 0b1111, opc1 = 0b000, CRn = 0b0111, CRm = 0b1010, opc2 = 0b001)
if !IsFeatureImplemented(FEAT_AA32EL1) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if !AArch32_CanTrapDC(CacheOp_Clean, CacheOpScope_PoC) then ExecuteAsNOP(); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T7 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T7 == '1' then AArch32_TakeHypTrapException(0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HCR_EL2().TPCP == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HCR().TPC == '1' then AArch32_TakeHypTrapException(0x03); else if AArch32_TreatDCAsNOP(CacheOp_Clean, CacheOpScope_PoC) then ExecuteAsNOP(); else AArch32_DC(R(t), CacheOp_Clean, CacheOpScope_PoC); end; end; elsif PSTATE.EL == EL2 then if !AArch32_CanTrapDC(CacheOp_Clean, CacheOpScope_PoC) then ExecuteAsNOP(); else if AArch32_TreatDCAsNOP(CacheOp_Clean, CacheOpScope_PoC) then ExecuteAsNOP(); else AArch32_DC(R(t), CacheOp_Clean, CacheOpScope_PoC); end; end; elsif PSTATE.EL == EL3 then if AArch32_TreatDCAsNOP(CacheOp_Clean, CacheOpScope_PoC) then ExecuteAsNOP(); else AArch32_DC(R(t), CacheOp_Clean, CacheOpScope_PoC); end; end;
Version 2026.06 — Copyright © 2010-2026 Arm Limited or its affiliates.
This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.