SRLS

Scope release

This instruction signals to the memory system that if the next instruction in program order has Release semantics or is a DMB instruction that defines a Barrier scope with a preceding SLBND instruction, then these instructions do not create a Barrier-ordered-before relationship between any Effect in program order before the SLBND instruction and any of the following:

The Effect with Release semantics.
Any Effect in program order after the DMB Effect.

System class

(FEAT_RLCS)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1	0	0	1	0	0	1	1	0	1	1	x	1	1	1	1	1
																				CRm				op2

Encoding

SRLS {STSHSTRM}

Decode

if !IsFeatureImplemented(FEAT_RLCS) then EndOfDecode(Decode_NOP); end; let stshstrm : boolean = op2[0] == '1';

Assembler Symbols

STSHSTRM

Is a store shared stream hint, and is encoded in "op2[0]". If present, it additionally provides the same hint as the STSHH STRM instruction.

Note

If FEAT_PCDPHINT is not implemented, the optional STSHSTRM hint may not have the performance benefits that are associated with the hint generated by the STSHH STRM instruction.

op2[0]	STSHSTRM
0	[absent]
1	[present]

Operation

Hint_ScopeRelease(stshstrm);

This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1	0	0	1	0	0	1	1	0	1	1	x	1	1	1	1	1
																				CRm				op2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1	0	0	1	0	0	1	1	0	1	1	x	1	1	1	1	1
																				CRm				op2