← Home

SQCVTN

Signed 32-bit integer saturating extract narrow and interleave to 16-bit integer

Saturate the signed integer value in each element of the group of two source vectors to half the original source element width, and place the two-way interleaved results in the half-width destination elements.

This instruction is unpredicated.

SVE2

(FEAT_SME2 || FEAT_SVE2p1)

313029282726252423222120191817161514131211109876543210
0100010100110001010000Zn0Zd
tszhtszlU

Encoding

SQCVTN <Zd>.H, { <Zn1>.S-<Zn2>.S }

Decode for this encoding

if !IsFeatureImplemented(FEAT_SME2) && !IsFeatureImplemented(FEAT_SVE2p1) then EndOfDecode(Decode_UNDEF); constant integer esize = 16; constant integer n = UInt(Zn:'0'); constant integer d = UInt(Zd);

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<Zn1>

Is the name of the first scalable vector register of the source multi-vector group, encoded as "Zn" times 2.

<Zn2>

Is the name of the second scalable vector register of the source multi-vector group, encoded as "Zn" times 2 plus 1.

Operation

CheckSVEEnabled(); constant integer VL = CurrentVL; constant integer elements = VL DIV (2 * esize); bits(VL) result; for e = 0 to elements-1 for i = 0 to 1 constant bits(VL) operand = Z[n+i, VL]; constant integer element = SInt(Elem[operand, e, 2 * esize]); Elem[result, 2*e + i, esize] = SignedSat(element, esize); Z[d, VL] = result;