SMIN (register)

Signed minimum (register)

This instruction determines the signed minimum of the two source register values and writes the result to the destination register.

Integer class

(FEAT_CSSC)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
sf	0	0	1	1	0	1	0	1	1	0	Rm					0	1	1	0	1	0	Rn					Rd
		S														opcode

32-bit encoding

(sf == 0)

SMIN <Wd>, <Wn>, <Wm>

64-bit encoding

(sf == 1)

SMIN <Xd>, <Xn>, <Xm>

Decode (all encodings)

if !IsFeatureImplemented(FEAT_CSSC) then EndOfDecode(Decode_UNDEF); end; let d : integer{} = UInt(Rd); let n : integer{} = UInt(Rn); let m : integer{} = UInt(Rm); let datasize : integer{} = 32 << UInt(sf);

Assembler Symbols

<Wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>	Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.

<Wm>	Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

<Xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn>	Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

<Xm>	Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

Operation

let operand1 : bits(datasize) = X{}(n); let operand2 : bits(datasize) = X{}(m); let result : integer = Min(SInt(operand1), SInt(operand2)); X{datasize}(d) = result[datasize-1:0];

Operational information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.

This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.