Shared update hint
This instruction signals to the memory system that if the next instruction in program order generates an Explicit Memory Effect, then it is to a location that one or more other threads of execution are likely to subsequently update, and there is a performance benefit to ensuring subsequent updates by other threads of execution complete with minimal latency.
This instruction might increase the latency of subsequent accesses to the location by the executing PE.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | x | 1 | 1 | 1 | 1 | 1 |
| CRm | op2 | ||||||||||||||||||||||||||||||
SHUH {PH}
if !IsFeatureImplemented(FEAT_CMH) then EndOfDecode(Decode_NOP); constant boolean priority = op2<0> == '1';
| PH |
Is a priority hint. If present it additionally provides the same hint as the STCPH instruction, and is
encoded in
|
Version 2025.09 — Copyright © 2010-2025 Arm Limited or its affiliates.
This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.