Generic Interrupt Controller synchronization barrier
This instruction provides explicit synchronization mechanisms for GIC and GICR System instructions.
This is an alias of SYS. This means:
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | op2 | Rt | ||||||
| L | op1 | CRn | CRm | ||||||||||||||||||||||||||||
GSB <gsb_op>
is equivalent to
SYS #0, C12, C0, #<op2>{, <Xt>}
and is the preferred disassembly when SysOp('000', '1100', '0000', op2) == Sys_GSB.
| <gsb_op> |
Is a GSB operation name, as listed for the GSB system instruction group,
encoded in
|
The description of SYS gives the operational pseudocode for this instruction.
Version 2025.09 — Copyright © 2010-2025 Arm Limited or its affiliates.
This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.