GICR

Generic Interrupt Controller with result

This instruction acknowledges interrupts when FEAT_GCIE is implemented.

This is an alias of SYSL. This means:

The encodings in this description are named to match the encodings of SYSL.
The description of SYSL gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

is equivalent to

SYSL <Xt>, #0, C12, C3, #<op2>

and is the preferred disassembly when SysLOp('000', '1100', '0011', op2) == Sysl_GICR.

Assembler Symbols

<Xt>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rt" field.

<gicr_op>

Is a GICR operation name, as listed for the GICR system instruction group, encoded in op2:

op2	<gicr_op>	Description
000	CDIA	For more information, see GICR CDIA.
001	CDNMIA	For more information, see GICR CDNMIA.

The description of SYSL gives the operational pseudocode for this instruction.

This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.