Generic Interrupt Controller
This instruction manages interrupts when FEAT_GCIE is implemented.
This is an alias of SYS. This means:
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | op1 | 1 | 1 | 0 | 0 | IN {0001, 0010} | op2 | Rt | |||||||||||
| L | CRn | CRm | |||||||||||||||||||||||||||||
is equivalent to
SYS #<op1>, C12, <Cm>, #<op2>{, <Xt>}
and is the preferred disassembly when SysOp(op1, '1100', CRm, op2) == Sys_GIC.
| <Xt> |
Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field. |
The description of SYS gives the operational pseudocode for this instruction.
Version 2025.09 — Copyright © 2010-2025 Arm Limited or its affiliates.
This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.