← Home

FCVTZUN

Floating-point narrowing convert to interleaved unsigned integer, rounding toward zero

This instruction converts each floating-point element of the pair of source vectors to half-width unsigned integer nearer to zero, and places the two-way interleaved results in the corresponding half-width elements of the destination vector.

This instruction is unpredicated.

SVE2 class

(FEAT_SVE2p3 || FEAT_SME2p3)

313029282726252423222120191817161514131211109876543210
01100101size001101001101Zn0Zd
U

Encoding

FCVTZUN <Zd>.<T>, { <Zn1>.<Tb>-<Zn2>.<Tb> }

Decode

if !IsFeatureImplemented(FEAT_SVE2p3) && !IsFeatureImplemented(FEAT_SME2p3) then EndOfDecode(Decode_UNDEF); if size == '00' then EndOfDecode(Decode_UNDEF); constant integer esize = 8 << UInt(size); constant integer n = UInt(Zn:'0'); constant integer d = UInt(Zd); constant boolean unsigned = TRUE; constant FPRounding rounding = FPRounding_ZERO;

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in size:

size <T>
00 RESERVED
01 B
10 H
11 S
<Zn1>

Is the name of the first scalable vector register of the source multi-vector group, encoded as "Zn" times 2.

<Tb>

Is the size specifier, encoded in size:

size <Tb>
00 RESERVED
01 H
10 S
11 D
<Zn2>

Is the name of the second scalable vector register of the source multi-vector group, encoded as "Zn" times 2 plus 1.

Operation

CheckSVEEnabled(); constant integer VL = CurrentVL; constant integer elements = VL DIV esize; constant bits(VL) operand1 = Z[n+0, VL]; constant bits(VL) operand2 = Z[n+1, VL]; bits(VL) result; for e = 0 to elements-1 constant bits(esize) element1 = Elem[operand1, e, esize]; constant bits(esize) element2 = Elem[operand2, e, esize]; Elem[result, 2*e + 0, esize DIV 2] = FPToFixed(element1, 0, unsigned, FPCR, rounding, esize DIV 2); Elem[result, 2*e + 1, esize DIV 2] = FPToFixed(element2, 0, unsigned, FPCR, rounding, esize DIV 2); Z[d, VL] = result;


Version 2025.09 — Copyright © 2010-2025 Arm Limited or its affiliates.

This site is provided as a community resource and is NOT affiliated with nor endorsed by Arm Limited.