← Home

PMAUTHSTATUS: Performance Monitors Authentication Status register

Purpose

Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for Performance Monitors.

Configuration

This register is present only when FEAT_PMUv3_EXT is implemented. Otherwise, direct accesses to PMAUTHSTATUS are RES0.

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is OPTIONAL, and is required for CoreSight compliance. Arm recommends that this register is implemented.

Attributes

PMAUTHSTATUS is a 32-bit register.

This register is part of the PMU block.

Field descriptions

313029282726252423222120191817161514131211109876543210
RES0RTNIDRTIDRES0RLNIDRLIDRES0SNIDSIDNSNIDNSID

Bits [31:28]

Reserved, RES0.

RTNID, bits [27:26]

Root non-invasive debug.

This field has the same value as DBGAUTHSTATUS_EL1.RTNID.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

RTID, bits [25:24]

Root invasive debug.

RTIDMeaning
0b00

Not implemented.

Bits [23:16]

Reserved, RES0.

RLNID, bits [15:14]

Realm non-invasive debug.

This field has the same value as DBGAUTHSTATUS_EL1.RLNID.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

RLID, bits [13:12]

Realm invasive debug.

RLIDMeaning
0b00

Not implemented.

Bits [11:8]

Reserved, RES0.

SNID, bits [7:6]

Holds the same value as DBGAUTHSTATUS_EL1.SNID.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

SID, bits [5:4]

Secure invasive debug.

SIDMeaning
0b00

Not implemented.

All other values are reserved.

Access to this field is RO.

NSNID, bits [3:2]

Holds the same value as DBGAUTHSTATUS_EL1.NSNID.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

NSID, bits [1:0]

Non-secure invasive debug.

NSIDMeaning
0b00

Not implemented.

All other values are reserved.

Access to this field is RO.

Accessing PMAUTHSTATUS

Accesses to this register use the following encodings:

Accessible at offset 0xFB8 from PMU