← Home

TRCBBCTLR: Trace Branch Broadcast Control Register

Purpose

Controls the regions in the memory map where branch broadcasting is active.

Configuration

External register TRCBBCTLR bits [31:0] are architecturally mapped to AArch64 System register TRCBBCTLR[31:0].

This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented, TRCIDR0.TRCBB == 1 and UInt(TRCIDR4.NUMACPAIRS) > 0. Otherwise, direct accesses to TRCBBCTLR are RES0.

Attributes

TRCBBCTLR is a 32-bit register.

Field descriptions

313029282726252423222120191817161514131211109876543210
RES0MODERANGE[7]RANGE[6]RANGE[5]RANGE[4]RANGE[3]RANGE[2]RANGE[1]RANGE[0]

Bits [31:9]

Reserved, RES0.

MODE, bit [8]

Mode.

MODEMeaning
0b0

Exclude Mode.

Branch broadcasting is not active for instructions in the address ranges defined by TRCBBCTLR.RANGE.

If TRCBBCTLR.RANGE == 0x00 then branch broadcasting is active for all instructions.

0b1

Include Mode.

Branch broadcasting is active for instructions in the address ranges defined by TRCBBCTLR.RANGE.

If TRCBBCTLR.RANGE == 0x00 then the behavior of the trace unit is CONSTRAINED UNPREDICTABLE. That is, the trace unit might or might not consider any instructions to be in a branch broadcasting region.

The reset behavior of this field is:

RANGE[<m>], bit [m], for m = 7 to 0

Selects whether Address Range Comparator <m> is used with branch broadcasting.

RANGE[<m>]Meaning
0b0

The address range that Address Range Comparator <m> defines, is not selected.

0b1

The address range that Address Range Comparator <m> defines, is selected.

The reset behavior of this field is:

Accessing this field has the following behavior:

Accessing TRCBBCTLR

Must be programmed if TRCCONFIGR.BB == 1.

Writes are CONSTRAINED UNPREDICTABLE if the trace unit is not in the Idle state.

TRCBBCTLR can be accessed through the external debug interface:

ComponentOffsetInstance
ETE0x03CTRCBBCTLR

This interface is accessible as follows: