← Home

EDECR: External Debug Execution Control Register

Purpose

Controls Halting debug events.

Configuration

When FEAT_DoPD is implemented, EDECR is in the Core power domain. Otherwise, EDECR is in the Debug power domain.

Attributes

EDECR is a 32-bit register.

Field descriptions

313029282726252423222120191817161514131211109876543210
RES0TRBETRCEPMERES0SSRCEOSUCE

Bits [31:7]

Reserved, RES0.

TRBE, bit [6]

When FEAT_Debugv8p9 is implemented and FEAT_TRBE_EXT is implemented:

Trace Buffer External Debug Request Enable.

TRBEMeaning
0b0

Trace Buffer External Debug Request disabled.

0b1

Trace Buffer External Debug Request enabled.

This field is in the Core power domain.

The reset behavior of this field is:



Otherwise:

Reserved, RES0.

TRCE, bit [5]

When FEAT_ETEv1p3 is implemented and FEAT_Debugv8p9 is implemented:

ETE External Debug Request Enable.

TRCEMeaning
0b0

ETE External Debug Request disabled.

0b1

ETE External Debug Request enabled.

This field is in the Core power domain.

The reset behavior of this field is:



Otherwise:

Reserved, RES0.

PME, bit [4]

When FEAT_Debugv8p9 is implemented and FEAT_PMUv3p9 is implemented:

PMU Overflow External Debug Request Enable.

PMEMeaning
0b0

PMU Overflow External Debug Request disabled.

0b1

PMU Overflow External Debug Request enabled.

This field is in the Core power domain.

The reset behavior of this field is:



Otherwise:

Reserved, RES0.

Bit [3]

Reserved, RES0.

SS, bit [2]

Halting step enable. Possible values of this field are:

SSMeaning
0b0

Halting step debug event disabled.

0b1

Halting step debug event enabled.

If the value of EDECR.SS is changed when the PE is in Non-debug state, behavior is CONSTRAINED UNPREDICTABLE as described in 'Changing the value of EDECR.SS when not in Debug state'.

The reset behavior of this field is:

RCE, bit [1]

When FEAT_DoPD is not implemented:

Reset Catch Enable.

RCEMeaning
0b0

Reset Catch debug event disabled.

0b1

Reset Catch debug event enabled.

The reset behavior of this field is:



Otherwise:

Reserved, RES0.

OSUCE, bit [0]

When FEAT_DoPD is not implemented:

OS Unlock Catch Enable.

OSUCEMeaning
0b0

OS Unlock Catch debug event disabled.

0b1

OS Unlock Catch debug event enabled.

The reset behavior of this field is:



Otherwise:

Reserved, RES0.

Accessing EDECR

EDECR can be accessed through the external debug interface:

ComponentOffsetInstance
Debug0x024EDECR

This interface is accessible as follows: