Copy of the high half of the PE MPIDR_EL1 register that allows a debugger to determine which PE in a multiprocessor system the AMU component relates to.
It is IMPLEMENTATION DEFINED whether AMDEVAFF1 is implemented in the Core power domain or in the Debug power domain.
This register is present only when FEAT_AMUv1 is implemented, FEAT_AMU_EXT32 is implemented and an implementation implements AMDEVAFF1. Otherwise, direct accesses to AMDEVAFF1 are RES0.
AMDEVAFF1 is a 32-bit register.
This register is part of the AMU block.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MPIDR_EL1hi | |||||||||||||||||||||||||||||||
MPIDR_EL1 high half. Read-only copy of the high half of MPIDR_EL1, as seen from the highest implemented Exception level.
Accesses to this register use the following encodings:
Accessible at offset 0xFAC from AMU
Accesses on this interface are RO.