← Home

AMCNTEN: Activity Monitors Count Set and Clear Register

Purpose

Control bits for the architected and auxiliary activity monitors event counters, AMEVCNTR0<n>. and AMEVCNTR1<n>.

Configuration

It is IMPLEMENTATION DEFINED whether AMCNTEN is implemented in the Core power domain or in the Debug power domain.

This register is present only when FEAT_AMUv1 is implemented and FEAT_AMU_EXT64 is implemented. Otherwise, direct accesses to AMCNTEN are RES0.

Attributes

AMCNTEN is a 64-bit register.

This register is part of the AMU block.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
RES0P115P114P113P112P111P110P19P18P17P16P15P14P13P12P11P10
RES0RAZ/WIP03P02P01P00

Bits [63:48]

Reserved, RES0.

P1<n>, bit [n+32], for n = 15 to 0

Activity monitor event counter control bit for AMU.AMEVCNTR1<n>.

When N is less than 16, bits [15:N] are RAZ, where N is the value in AMU.AMCGCR.CG1NC.

Possible values of each bit are:

P1<n>Meaning
0b0

When read, means that AMU.AMEVCNTR1<n> is disabled.

0b1

When read, means that AMU.AMEVCNTR1<n> is enabled.

The reset behavior of this field is:

Bits [31:16]

Reserved, RES0.

Bits [15:4]

Reserved, RAZ/WI.

This field is reserved for additional architected activity monitor event counters, which Arm might define in a future version of the Activity Monitors architecture.

P0<n>, bit [n], for n = 3 to 0

Activity monitor event counter control bit for AMU.AMEVCNTR0<n>.

Note

AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters. In an implementation that includes FEAT_AMUv1, the number of architected activity monitor event counters is 4.

Possible values of each bit are:

P0<n>Meaning
0b0

When read, means that AMU.AMEVCNTR0<n> is disabled.

0b1

When read, means that AMU.AMEVCNTR0<n> is enabled.

The reset behavior of this field is:

Accessing AMCNTEN

If there are no auxiliary monitor event counters implemented, reads of AMCNTEN[63:32] are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.

Note

There are no implemented auxiliary activity monitor event counters when AMU.AMCFGR.NCG == 0b0000.

Accesses to this register use the following encodings:

Accessible at offset 0xC10 from AMU

Accesses on this interface are RO.